

Applicant: Michael Kowalchik, *et al.*  
U.S.S.N.: 10/731,622  
Filing Date: December 9, 2003  
EMC Docket No.: EMC-01-102CIP1

**Amendments To The Specification:**

Please replace the paragraph beginning on page 6, line 1 with the words "The device 106...", and ending on page 6, line 9 with the word "...with device 106." with the following:

The device 106 controller 110 may provide a device interface that emulates a traditional disk 100 interface. For example, the data storage interface may conform to an interconnectivity and/or communications interface protocol such as SCSI (Small Computer System Interface), Fibre Channel, ~~Infiniband~~ INFINIBAND, and so forth. Thus, a system using the device 106 to store data could communicate with the device 106 as it would with a traditional device 100. This can permit a system manager to quickly upgrade the performance of a system by replacing a traditional disk 100 with device 106.

Please replace the paragraph beginning on page 10, line 1 with the words "Despite conventional.. ", and ending on page 10 line 14 with the words "... in greater detail." with the following:

Despite conventional wisdom that holds high speed memory chip caches should be used to mask the slower speed of disk based data storage, using device 106 in a cache 132 can offer a number of potential advantages over memory chips. For example, as disks retain their contents absent power, the device 106 can offer greater data protection in the event of a power failure. The device 104 can also potentially enlarge the storage capacity of a cache. Additionally, depending on its configuration, the device 104 may also offer better thermal, power, and data density characteristics. Further, in the current marketplace, the device 106 may reduce the cost of a cache 132 relative to a memory chip implementation. Co-pending U.S. Application Serial No. [ ] 10/001,317, entitled "Disk Cache Interfacing System and method", describes such a cache in greater detail.